Abstract: The design of low-capacitance (low-C) ESD protection circuits for I/O interfaces has become critical for high-frequency applications in advanced CMOS technologies, where parasitic ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results