Abstract: Field-programmable gate array (FPGA) based high performance time-to-digital converters (TDCs) are mainly using a tapped delay line (TDL) for time interpolation. Nearly all the TDLs in ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results