Santa Cruz, Calif. – It wasn't just altruism that led Synopsys Inc. to open its V-SDC format, aimed at simplifying the use of formal verification tools. It was more about enlightened self-interest-a ...
As system-on-a-chip (SOC) designs exploit process technologies at 180nm and below, these high-speed circuits increasingly exhibit nondigital behavior, including cross-coupling noise, inductance ...
Enabling designers to perform block and cell physical verification from within layout environments such as Cadence's Virtuoso is Mentor Graphics' Calibre Interactive. This latest version in a ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results