As more and more chip designers tackle their first low-power designs, they're finding that tools and silicon intellectual property (IP) aren't enough. What's needed is a common methodology — and ...